Modern processor design : fundamentals of superscalar processors / John Paul Shen, Mikko H. Lipasti.
Material type:
TextPublication details: Boston ; London : McGraw-Hill Higher Education, c2005.Edition: Beta edDescription: xiv, 642 p. : ill. ; 25 cmISBN: - 0071230076
- 9780071230070
- 621.3916 22
| Item type | Current library | Call number | Copy number | Status | Date due | Barcode | |
|---|---|---|---|---|---|---|---|
Books
|
Main library General Stacks | 621.3916 / SH.M 2003 (Browse shelf(Opens below)) | 1 | Available | 011108 | ||
Books
|
Main library General Stacks | 621.3916 / SH.M 2003 (Browse shelf(Opens below)) | 2 | Available | 011106 | ||
Books
|
Main library General Stacks | 621.3916 / SH.M 2003 (Browse shelf(Opens below)) | 3 | Available | 011107 | ||
Books
|
Main library General Stacks | 621.3916 / SH.M 2003 (Browse shelf(Opens below)) | 4 | Available | 011109 |
Browsing Main library shelves, Shelving location: General Stacks Close shelf browser (Hides shelf browser)
|
|
|
|
|
|
|
||
| 621.3916 / SH.M 2003 Modern processor design : | 621.3916 / SH.M 2003 Modern processor design : | 621.3916 / SH.M 2003 Modern processor design : | 621.3916 / SH.M 2003 Modern processor design : | 621.392 / AS.D 2008 The designer's guide to VHDL / | 621.392 / AS.D 2008 The designer's guide to VHDL / | 621.392 / AS.V 2008 VHDL-2008 : |
1 Processor Design -- 2 Pipelined Processors -- 3 Memory and I/O Systems -- 4 Superscalar Organization -- 5 Superscalar Techniques -- 6 The PowerPC 620 -- 7 Intel's P6 Microarchitecture -- 8 Survey of Superscalar Processors -- 9 Advanced Instruction Flow Techniques -- 10 Advanced Register Data Flow Techniques -- 11 Executing Multiple Threads.
dern Processor Design: Fundamentals of Superscalar Processors is an exciting new first edition from John Shen of Carnegie Mellon University & Intel and Mikko Lipasti of the University of Wisconsin--Madison. This book brings together the numerous microarchitectural techniques for harvesting more instruction-level parallelism (ILP) to achieve better processor performance that have been proposed and implemented in real machines. Other advanced techniques from recent research efforts that extend beyond ILP to exploit thread-level parallelism (TLP) are also compiled in this book. All of these techniques, as well as the foundational principles behind them, are organized and presented within a clear framework that allows for ease of comprehension. This text is intended for an advanced computer architecture course or a course in superscalar processor design. It is written at a level appropriate for senior or first year graduate level students, and can be used by professionals as well.
APPSCIE, NBK
1
There are no comments on this title.