| 000 | 02489cam a2200265 a 4500 | ||
|---|---|---|---|
| 008 | 120603s2010 njua b 001 0 eng | ||
| 010 | _a2009034771 | ||
| 020 | _a9780137045792 | ||
| 020 | _a0137045794 | ||
| 035 | _a(Sirsi) u8220 | ||
| 040 |
_aEG-CaNU _c EG-CaNU _d EG-CaNU |
||
| 042 | _ancode | ||
| 082 | 0 | 0 |
_a621.39028553 _2 22 |
| 100 | 1 |
_aZwoliński, Mark. _915051 |
|
| 245 | 1 | 0 |
_aDigital system design with SystemVerilog / _c Mark Zwolinski. |
| 260 |
_aUpper Saddle River, N.J. : _b Prentice Hall ; _a London : _b Pearson Education [distributor], _c 2010. |
||
| 300 |
_axxix, 367 p. : _b ill. ; _c 24 cm. |
||
| 504 | _aIncludes bibliographical references and index. | ||
| 505 | 0 | _aChapter 1: Introduction -- Chapter 2: Combinational Logic Design -- Chapter 3: Combinational Logic Using SystemVerilog Gate Models -- Chapter 4: Combinational Building Blocks -- Chapter 5: SystemVerilog Models of Sequential Logic Blocks -- Chapter 6: Synchronous Sequential Design -- Chapter 7: Complex Sequential Systems -- Chapter 8: Writing Testbenches -- Chapter 9: SystemVerilog Simulation -- Chapter 10: SystemVerilog Synthesis -- Chapter 11: Testing Digital Systems -- Chapter 12: Design for Testability -- Chapter 13: Asynchronous Sequential Design -- Chapter 14: Interfacing with the AnalogWorld. | |
| 520 | _aTo design state-of-the-art digital hardware, engineers first specify functionality in a high-level Hardware Description Language (HDL)—and today’s most powerful, useful HDL is SystemVerilog, now an IEEE standard. Digital System Design with SystemVerilog is the first comprehensive introduction to both SystemVerilog and the contemporary digital hardware design techniques used with it. Building on the proven approach of his bestselling Digital System Design with VHDL, Mark Zwolinski covers everything engineers need to know to automate the entire design process with SystemVerilog—from modeling through functional simulation, synthesis, timing simulation, and verification. Zwolinski teaches through about a hundred and fifty practical examples, each with carefully detailed syntax and enough in-depth information to enable rapid hardware design and verification. All examples are available for download from the book's companion Web site, zwolinski.org. | ||
| 650 | 0 |
_aVerilog (Computer hardware description language) _93111 |
|
| 650 | 0 |
_aElectronic digital computers _x Design and construction. _915052 |
|
| 650 | 0 |
_aComputer simulation. _915053 |
|
| 596 | _a1 | ||
| 999 |
_c7121 _d7121 |
||