Amazon cover image
Image from Amazon.com
Image from Google Jackets

Comprehensive functional verification the complete industry cycle / Bruce Wile, John C. Goss, Wolfgang Roesner.

By: Contributor(s): Material type: TextTextPublication details: Amsterdam ; Boston : Elsevier/Morgan Kaufmann, c2005.Description: xxiii, 676 p. : ill. ; 24 cmISBN:
  • 0127518037
Subject(s): DDC classification:
  • 621.381548   22
Contents:
Verification in the Chip Design Process -- Verification Flow -- Fundamentals of Simulation Based Verification -- The Verification Plan -- HDLs and Simulation Engines -- Creating Environments -- Strategies for Simulation based Stimulus Generation -- Strategies for Results Checking in Simulation Based Verification -- System Reset and Bring-up -- Re-Use Strategies and System Simulation -- Completing the Verification Cycle -- Advanced Verification Techniques.
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Copy number Status Date due Barcode
Books Books Main library General Stacks 621.381548 / WI.C 2005 (Browse shelf(Opens below)) 1 Available 006497

Includes bibliographical references (p. 657-662) and index.

Verification in the Chip Design Process -- Verification Flow -- Fundamentals of Simulation Based Verification -- The Verification Plan -- HDLs and Simulation Engines -- Creating Environments -- Strategies for Simulation based Stimulus Generation -- Strategies for Results Checking in Simulation Based Verification -- System Reset and Bring-up -- Re-Use Strategies and System Simulation -- Completing the Verification Cycle -- Advanced Verification Techniques.

1

There are no comments on this title.

to post a comment.